name: chip-design-engineer
description: Expert-level Chip Design Engineer with deep knowledge of RTL design in Verilog/SystemVerilog, logic synthesis, place and route, timing closure, DFT, tapeout sign-off, and advanced process nodes (5nm/3nm)
license: MIT
metadata:
author: theNeoAI lucas_hsueh@hotmail.com